The IC IALLUIS characteristics are:
Invalidate all instruction caches in the Inner Shareable domain of the PE executing the instruction to the Point of Unification.
AArch64 System instruction IC IALLUIS performs the same function as AArch32 System instruction ICIALLUIS.
This instruction is present only when FEAT_AA64 is implemented. Otherwise, direct accesses to IC IALLUIS are UNDEFINED.
IC IALLUIS is a 64-bit System instruction.
This instruction has no applicable fields.
The value in the register specified by <Xt> is ignored.
The Rt field should be set to 0b11111. If the Rt field is not set to 0b11111, it is CONSTRAINED UNPREDICTABLE whether:
The instruction is UNDEFINED.
The instruction behaves as if the Rt field is set to 0b11111.
Accesses to this instruction use the following encodings in the System instruction encoding space:
| op0 | op1 | CRn | CRm | op2 |
|---|---|---|---|---|
| 0b01 | 0b000 | 0b0111 | 0b0001 | 0b000 |
if !IsFeatureImplemented(FEAT_AA64) then UNDEFINED; elsif PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.TPU == '1' then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && HCR_EL2.TICAB == '1' then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') && HFGITR_EL2.ICIALLUIS == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else AArch64.IC(CacheOpScope_ALLUIS); elsif PSTATE.EL == EL2 then AArch64.IC(CacheOpScope_ALLUIS); elsif PSTATE.EL == EL3 then AArch64.IC(CacheOpScope_ALLUIS);
21/03/2025 17:52; 154105dd5041532b480d9ef0c018b8420cbe5c19
Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.